Product details

Function Clock generator Number of outputs 4 Output frequency (max) (MHz) 350 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type LVCMOS, Universal input, XTAL Output type HCSL, LVCMOS, LVDS Operating temperature range (°C) -40 to 105 Features I2C, Integrated EEPROM, Pin programmable, Serial interface Rating Catalog
Function Clock generator Number of outputs 4 Output frequency (max) (MHz) 350 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type LVCMOS, Universal input, XTAL Output type HCSL, LVCMOS, LVDS Operating temperature range (°C) -40 to 105 Features I2C, Integrated EEPROM, Pin programmable, Serial interface Rating Catalog
VQFN (RGE) 24 16 mm² 4 x 4
  • Configurable high performance, low-power, frac-N PLL with RMS jitter with spurs (12 kHz – 20 MHz, Fout > 100 MHz) as:
    • Integer mode:
      • Differential output: 350 fs typical, 600 fs maximum
      • LVCMOS output: 1.05 ps typical, 1.5 ps maximum
    • Fractional mode:
      • Differential output: 1.7 ps typical, 2.1 ps maximum
      • LVCMOS output: 2.0 ps typical, 4.0 ps maximum
  • Supports PCIe Gen1/2/3/4 with SSC and Gen 1/2/3/4/5 without SSC
  • 2.335-GHz to 2.625-GHz internal VCO
  • Typical power consumption: 65 mA for 4-output channel, 23 mA for 1-output channel.
  • Universal clock input, two reference inputs for redundancy
    • Differential AC-coupled or LVCMOS: 10 MHz to 200 MHz
    • Crystal: 10 MHz to 50 MHz
  • Flexible output clock distribution
    • 4 channel dividers: Up to 5 unique output frequencies from 24 kHz to 328.125 MHz
    • Combination of LVDS-like, LP-HCSL or LVCMOS outputs on OUT0 – OUT4 pins
    • Glitchless output divider switching and output channel synchronization
    • Individual output enable through GPIO and register
  • Frequency margining options
    • DCO mode: frequency increment/decrement with 10ppb or less step-size
  • Fully-integrated, configurable loop bandwidth: 100 kHz to 1.6 MHz
  • Single or mixed supply for level translation: 1.8 V/2.5 V/3.3 V
  • Configurable GPIOs and flexible configuration options
    • I2C-compatible interface: up to 400 kHz
    • Integrated EEPROM with two pages and external select pin. In-situ programming allowed.
  • Supports 100-Ω systems
  • Low electromagnetic emissions
  • Small footprint: 24-pin VQFN (4 mm × 4 mm)
  • Configurable high performance, low-power, frac-N PLL with RMS jitter with spurs (12 kHz – 20 MHz, Fout > 100 MHz) as:
    • Integer mode:
      • Differential output: 350 fs typical, 600 fs maximum
      • LVCMOS output: 1.05 ps typical, 1.5 ps maximum
    • Fractional mode:
      • Differential output: 1.7 ps typical, 2.1 ps maximum
      • LVCMOS output: 2.0 ps typical, 4.0 ps maximum
  • Supports PCIe Gen1/2/3/4 with SSC and Gen 1/2/3/4/5 without SSC
  • 2.335-GHz to 2.625-GHz internal VCO
  • Typical power consumption: 65 mA for 4-output channel, 23 mA for 1-output channel.
  • Universal clock input, two reference inputs for redundancy
    • Differential AC-coupled or LVCMOS: 10 MHz to 200 MHz
    • Crystal: 10 MHz to 50 MHz
  • Flexible output clock distribution
    • 4 channel dividers: Up to 5 unique output frequencies from 24 kHz to 328.125 MHz
    • Combination of LVDS-like, LP-HCSL or LVCMOS outputs on OUT0 – OUT4 pins
    • Glitchless output divider switching and output channel synchronization
    • Individual output enable through GPIO and register
  • Frequency margining options
    • DCO mode: frequency increment/decrement with 10ppb or less step-size
  • Fully-integrated, configurable loop bandwidth: 100 kHz to 1.6 MHz
  • Single or mixed supply for level translation: 1.8 V/2.5 V/3.3 V
  • Configurable GPIOs and flexible configuration options
    • I2C-compatible interface: up to 400 kHz
    • Integrated EEPROM with two pages and external select pin. In-situ programming allowed.
  • Supports 100-Ω systems
  • Low electromagnetic emissions
  • Small footprint: 24-pin VQFN (4 mm × 4 mm)

The CDCE6214 is a four-channel, ultra-low power, medium grade jitter, clock generator that can generate five independent clock outputs selectable between various modes of drivers. The input source could be a single-ended or differential input clock source, or a crystal. The CDCE6214 features a frac-N PLL to synthesize unrelated base frequency from any input frequency. The CDCE6214 can be configured through the I2C interface. In the absence of the serial interface, the GPIO pins can be used in Pin Mode to configure the product into distinctive configurations.

On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.

Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8-V, 2.5-V, or 3.3-V ±5% supply, and output blocks operate from a 1.8-V, 2.5-V, or 3.3-V ±5% supply.

The CDCE6214 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM features make the CDCE6214 an easy-to-use, instant-on clocking device with a low power consumption.

The CDCE6214 is a four-channel, ultra-low power, medium grade jitter, clock generator that can generate five independent clock outputs selectable between various modes of drivers. The input source could be a single-ended or differential input clock source, or a crystal. The CDCE6214 features a frac-N PLL to synthesize unrelated base frequency from any input frequency. The CDCE6214 can be configured through the I2C interface. In the absence of the serial interface, the GPIO pins can be used in Pin Mode to configure the product into distinctive configurations.

On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.

Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8-V, 2.5-V, or 3.3-V ±5% supply, and output blocks operate from a 1.8-V, 2.5-V, or 3.3-V ±5% supply.

The CDCE6214 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM features make the CDCE6214 an easy-to-use, instant-on clocking device with a low power consumption.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
LMK5B12204 ACTIVE Ultra-low jitter clock generator with network synchronization and BAW technology This product has more robust jitter performance and built-in network synchronization capabilities.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet CDCE6214 Ultra-Low Power Clock Generator With One PLL, Four Differential Outputs, Two Inputs, and Internal EEPROM datasheet PDF | HTML 02 Jul 2020
Application note Clocking for PCIe Applications PDF | HTML 28 Nov 2023
User guide CDCE6214-Q1 Registers (Rev. B) 27 Nov 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

CDCE6214-Q1EVM — 4 differential and 1 LVCMOS outputs clock generator evaluation module

The CDCE6214-Q1 evalution module (EVM) is an evaluation platform for the CDCE6214-Q1 ultra-low power clock generator. This
evaluation module provides an USB-based interface to access the I2C bus to communicate with the CDCE6214-Q1. Pin control mode can set the device in a specific operation
User guide: PDF
Not available on TI.com
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RGE) 24 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos